

Class 15
VHDL Introduction

VHDL ENTITY and ARCHITECTURE

```

-- majority_vote
ENTITY majority_vote IS
  PORT(
    a, b, c: IN BIT;
    y: OUT BIT);
END majority_vote;

ARCHITECTURE maj_vote OF majority_vote IS
  BEGIN
    y <= (a and b) or (b and c) or (a and c);
  END maj_vote;
  
```

entity declaration (ENTITY, PORT, END)
entity name (majority_vote)
port definition (a, b, c: IN BIT; y: OUT BIT;)
architecture body (ARCHITECTURE, BEGIN, END)
Architecture name (maj_vote)

a	b	c	y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

VHDL is case-insensitive

AOI

• Solve $Y = \overline{AB} + AC + D$

```

-- This is comment
ENTITY logic_circuit IS
  PORT(
    a, b, c, d: IN BIT;
    y: OUT BIT);
END logic_circuit;

ARCHITECTURE cct OF logic_circuit IS
  BEGIN
    y <= not ((a and b) or ((not a) and (not c)) or d);
  END cct;
  
```

Comment: -- This is comment
Mode: IN BIT, OUT BIT
Type: BIT
Logic operations: and, or, not, xor, nand, nor
assign: y <=

Modes and Types

Modes: IN, OUT, INOUT, BUFFER
BUFFER is the same as OUT, but allows to be fed back to the CPLD logic to be reused by another function.

Types

- BIT**: One bit, Multiple bits/Array of bits
- STD_LOGIC**: BIT, BIT_VECTOR
- STD_LOGIC_VECTOR**: STD_LOGIC, STD_LOGIC_VECTOR
- INTEGER**: Equal or larger than 0, Equal or larger than 1
- INTEGER, NATURAL, POSITIVE**

Logic operations: and, or, not, xor, nand, nor

4-Bit AND Array

```

-- 4-bit bitwise and function
-- y0 = a0 and b0; y1 = a1 and b1; etc.
ENTITY bitwise_and_4 IS
  PORT(
    a0, a1, a2, a3: IN BIT;
    b0, b1, b2, b3: IN BIT;
    y0, y1, y2, y3: OUT BIT);
END bitwise_and_4;

ARCHITECTURE and_gate OF bitwise_and_4 IS
  BEGIN
    y0 <= a0 and b0;
    y1 <= a1 and b1;
    y2 <= a2 and b2;
    y3 <= a3 and b3;
  END and_gate;
  
```

Ports defined individually: a0, a1, a2, a3; b0, b1, b2, b3; y0, y1, y2, y3

Ports defined as vectors: a: IN BIT_VECTOR(3 downto 0); b: IN BIT_VECTOR(3 downto 0); y: OUT BIT_VECTOR(3 downto 0);

Outputs assigned as a vector: y <= a and b;

Outputs assigned individually: y0 <= a0 and b0; y1 <= a1 and b1; y2 <= a2 and b2; y3 <= a3 and b3;

WITH ... SELECT

D ₃	D ₂	D ₁	D ₀	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

```

ENTITY select_example IS
  PORT(
    d: IN BIT_VECTOR(3 downto 0);
    y: OUT BIT);
END select_example;

ARCHITECTURE cct OF select_example IS
  BEGIN
    WITH d SELECT
      y <= '1' WHEN "0011",
          '1' WHEN "0110",
          '1' WHEN "1001",
          '1' WHEN "1100",
          '0' WHEN OTHERS;
  END cct;
  
```

Select y based on d: WITH d SELECT
Default is required: '0' WHEN OTHERS;
Value of y: y <=

June 7, 2012 7

STD_LOGIC and STD_LOGIC_VECTOR

- STD_LOGIC is also called **IEEE Std.1164 Multi-Valued Logic**
- To use STD_LOGIC, we must include the package:

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
```

'U'	Uninitialized
'X'	Forcing Unknown
'0'	Forcing 0
'1'	Forcing 1
'Z'	High Impedance
'W'	Weak Unknown
'L'	Weak 0 (pull-down resistor)
'H'	Weak 1 (pull-up resistor)
'_'	Don't Care

June 7, 2012 8

STD_LOGIC and STD_LOGIC_VECTOR (Cont.)

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
```

ENTITY bitwise_and_std_4 IS
PORT(
a, b: IN STD_LOGIC_VECTOR(3 downto 0);
y: OUT STD_LOGIC_VECTOR(3 downto 0);
END bitwise_and_std_4;

ARCHITECTURE and_gate OF bitwise_and_std_4 IS
BEGIN
y <= a and b;
END and_gate;

June 7, 2012 9

Tristate

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
```

ENTITY quad_tri IS
PORT(
a: IN STD_LOGIC_VECTOR(3 downto 0);
g: IN STD_LOGIC;
y: OUT STD_LOGIC_VECTOR(3 downto 0);
END quad_tri;

ARCHITECTURE quad_buff OF quad_tri IS
BEGIN
WITH g SELECT
y <= a WHEN '0',
"ZZZZ" WHEN others;

Y1	Y2	Y3	Y4	\bar{G}
A1	A2	A3	A4	0
'Z'	'Z'	'Z'	'Z'	1

June 7, 2012 10

INTEGER

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
```

ENTITY truth_table IS
PORT(
d: IN STD_LOGIC_VECTOR(2 downto 0);
y: OUT STD_LOGIC);
END truth_table;

ARCHITECTURE a OF truth_table IS
BEGIN
WITH d SELECT
y <= '1' WHEN "001",
'1' WHEN "101",
'1' WHEN "110",
'0' WHEN others;

D ₂	D ₁	D ₀	Y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

integer

June 7, 2012 11

SIGNAL

- SIGNAL can bundle inputs or outputs into a single group.

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
```

ENTITY signal_ex IS
PORT(
a, b, c: IN STD_LOGIC;
w, x, y, z: OUT STD_LOGIC);
END signal_ex;

ARCHITECTURE sig OF signal_ex IS
-- Declaration area
-- Define signals here
SIGNAL inputs: STD_LOGIC_VECTOR(2 downto 0);
SIGNAL outputs: STD_LOGIC_VECTOR(3 downto 0);
BEGIN
-- Concatenate input ports into 3-bit signal
inputs <= a & b & c;

A	B	C	W	X	Y	Z
0	0	0	1	0	0	0
0	0	1	0	1	0	0
0	1	0	1	1	0	0
0	1	1	1	0	0	1
1	0	0	1	1	0	1
1	0	1	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	0	1	0

June 7, 2012 12

Single-Bit SIGNAL

$$Y = \bar{A}B + A\bar{B} + \bar{C}D$$

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
```

ENTITY signal_ex2 IS
PORT(
a, b, c, d: IN STD_LOGIC;
y: OUT STD_LOGIC);
END signal_ex2;

ARCHITECTURE cct of signal_ex2 IS
-- Declare signal
SIGNAL a_xor_b: STD_LOGIC;
BEGIN
-- Define signal in terms of ports a and b
a_xor_b <= ((not a) and b) or (a and (not b));
-- Combine signal with ports c and d
y <= a_xor_b or ((not c) and d);
END cct;

Combine single-bit and multiple-bit signals:

```
d: IN STD_LOGIC_VECTOR(2 downto 0);  
enable: IN STD_LOGIC;
```

SIGNAL inputs: STD_LOGIC_VECTOR (3 downto 0);
inputs <= enable & d; -- combine

June 7, 2012 13

7-Segment Control

```

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY SevenSegment IS
PORT (
sw: IN STD_LOGIC_VECTOR(2 downto 0);
pb: IN STD_LOGIC;
hex0: OUT STD_LOGIC_VECTOR(0 to 7));
END SevenSegment;

ARCHITECTURE a OF SevenSegment IS
BEGIN
WITH pb & sw SELECT
hex0 <=
"00000011" WHEN "0000",
"10011111" WHEN "0001",
"00100101" WHEN "0010",
"00001101" WHEN "0011",
"10011001" WHEN "0100",
"01001001" WHEN "0101",
"01000001" WHEN "0110",
"00011111" WHEN "0111",
"11111111" WHEN others;
END a;

```

Signal Name	FPGA Pin No.
HEX0_D0	PIN_E11
HEX0_D1	PIN_F11
HEX0_D2	PIN_H12
HEX0_D3	PIN_H13
HEX0_D4	PIN_G12
HEX0_D5	PIN_F12
HEX0_D6	PIN_F13
HEX0_DP	PIN_D13

June 7, 2012 14

VHDL Design with Quartus II

- Example: When the BUTTON0 is pressed,
 - LEDG0 shows the ANDed result of SW0 and SW1.
 - LEDG1 shows the ORed result of SW0 and SW1.
- Step 1: Start a new project
 - Select File → New Project Wizard
 - Working directory: Class15
 - Project name: Class15
 - Top-level design entry: Class15
 - Family & Device Settings
 - Device family: Cyclone III
 - Available device: EP3C16F484C6
 - EDA Tool Settings
 - Leave it alone at the moment

June 7, 2012 15

VHDL Design with Quartus II (Cont.)

- Step 2: Design entry using the text editor
 - Select File → New → VHDL File (.vhd)
 - Save as "Class15.vhd" (check "Add file to current project")
 - Edit "Class15.vhd"

```

ENTITY Class15 IS
PORT(
A: IN BIT_VECTOR(1 downto 0);
C: IN BIT;
X: OUT BIT;
Y: OUT BIT);
END Class15;

ARCHITECTURE and_or OF Class15 IS
BEGIN
X <= A(1) and A(0) and (not C);
Y <= (A(1) or A(0)) and (not C);
END and_or;

```

- Select "Start Compilation" to compile the circuit

June 7, 2012 16

VHDL Design with Quartus II (Cont.)

- Step 3: Simulation with Vector Waveform File (.vwf)
 - Select File → New → Vector Waveform File (.vwf)
 - Save as "Class15.vwf" (check "Add file to current project")
 - Select "Edit → Insert → Insert Node or Bus → Node Finder" to add input/output pins into the simulation.
 - Select "Edit → End Time" and select "Edit → Grid Size" to config the simulation period and count period. (e.g., 4us, grid size: 50ns)
 - A(0): count value, binary, count every 50ns, multiplied by 1.
 - A(1): count value, binary, count every 50ns, start time: 0ns, multiplied by 2.
 - C: forcing high or forcing low.
 - Select "Start Simulation" to simulate the circuit.
- Functional simulation
 - Select "Assignments → Settings → Simulator Settings" to set "Simulation mode" as Functional.
 - Select "Processing → Generate Functional Simulation Netlist"
 - Select "Start Simulation" to simulate the circuit.

June 7, 2012 17

VHDL Design with Quartus II (Cont.)

- Step 3: Simulation with Vector Waveform File (.vwf)
 - Select "Assignments → Device" to configure the board settings.
 - Set Family as Cyclone III and Device as EP316F484C6
 - Select "Device and Pin Options"
 - Select and set "Unsigned Pings" as "As input tri-stated" and
 - Select "Configuration" to set configuration scheme as "Active Serial" and configuration device as "EPCS4"
 - Select "Assignments → Pins" to activate the "Pin Planner".
 - Select "Start Compilation" to compile the circuit with circuit assignment.
 - Select "Tools → Programmer" to download the .sof file to the FPGA board for testing.


Node Name	Direction	Location
A[1]	Input	PIN_H5
A[0]	Input	PIN_J6
C	Input	PIN_H2
X	Output	PIN_J1
Y	Output	PIN_J2

June 7, 2012 18


Lab 15

- Part 1 - Simulation
 - Use VHDL to design a NAND gate with one output pin *f* and two input pins *a* and *b*. Then use Vector Waveform File (.vwf) to simulate the results.
 - A: count value, binary, simulation period=4us, advanced by 1 every 100ns
 - B: count value, binary, simulation period=4us, advanced by 1 every 200ns
- Part 2: When the BUTTON0 is pressed,
 - LEDG0 shows the ANDed result of SW0 and SW1.
 - LEDG1 shows the ORed result of SW0 and SW1.
- Part 3 - Transferring a Design to a Target FPGA
 - Use three slides (SW2-SW0) as the binary input value. Solve the following problems with VHDL.
 - The corresponding LED (LEDG0-7) is on when selected by the binary input. Other LEDs are off. E.g., 100 (SW2-SW0) lights LEDG4.
 - The first 7-segment LED (HEX0) shows the decimal value of the binary input when the first pushbutton (BUTTON0) is pressed. Otherwise, HEX0 is off. E.g., When BUTTON0 is pressed and the binary input is 101 (SW2-SW0), HEX0 shows 5.

June 7, 2012 19




Pushbutton and Slide Switches



3 Pushbutton switches:
Not pressed → Logic High
Pressed → Logic Low


Signal Name	FPGA Pin No.
BUTTON [0]	PIN_H_2
BUTTON [1]	PIN_G_3
BUTTON [2]	PIN_F_1




10 Slide switches (Sliders):
Up → Logic High
Down → Logic Low

SW[0]	PIN_J_6	SW[5]	PIN_J_7
SW[1]	PIN_H_5	SW[6]	PIN_H_7
SW[2]	PIN_H_6	SW[7]	PIN_E_3
SW[3]	PIN_G_4	SW[8]	PIN_E_4
SW[4]	PIN_G_5	SW[9]	PIN_D_2

June 7, 2012 20




LEDs




10 LEDs
Output high → LED on
Output low → LED off


Signal Name	FPGA Pin No.
LEDG[0]	PIN_J_1
LEDG[1]	PIN_J_2
LEDG[2]	PIN_J_3
LEDG[3]	PIN_H_1
LEDG[4]	PIN_F_2
LEDG[5]	PIN_E_1
LEDG[6]	PIN_C_1
LEDG[7]	PIN_C_2
LEDG[8]	PIN_B_2
LEDG[9]	PIN_B_1

June 7, 2012 21



7-Segment Displays





Signal Name	FPGA Pin No.	Signal Name	FPGA Pin No.	Signal Name	FPGA Pin No.
HEX0_D0	PIN_E11	HEX1_D0	PIN_A13	HEX2_D0	PIN_D15
HEX0_D1	PIN_F11	HEX1_D1	PIN_B13	HEX2_D1	PIN_A16
HEX0_D2	PIN_H12	HEX1_D2	PIN_C13	HEX2_D2	PIN_B16
HEX0_D3	PIN_H13	HEX1_D3	PIN_A14	HEX2_D3	PIN_E15
HEX0_D4	PIN_G12	HEX1_D4	PIN_B14	HEX2_D4	PIN_A17
HEX0_D5	PIN_F12	HEX1_D5	PIN_E14	HEX2_D5	PIN_B17
HEX0_D6	PIN_F13	HEX1_D6	PIN_A15	HEX2_D6	PIN_F14
HEX0_DP	PIN_D13	HEX1_DP	PIN_B15	HEX2_DP	PIN_A18
				HEX3_DP	PIN_G16